Abstract
Introduction
Elementary functions have wide applications including computer graphics and digital signal processing, and various circuits (function generators) for them have been developed [16] . However, most existing methods are intended for one-variable elementary functions [5, 14, 19, 20, [24] [25] [26] , and only a few methods exist for multi-variable elementary functions [7, 8, 29] . As far as we know, no study on graph-based representations for multi-variable elementary functions has been presented. This paper proposes a method to represent two-variable elementary functions using EVMDDs, and presents an architecture and a design method for function generators. To analyze complexities for two-variable elementary functions, this paper introduces a new class of integer-valued functions, l-restricted Mp-monotone increasing functions, and derives an upper bound on the number of nodes in an edgevalued binary decision diagram (EVBDD) for the function. Theoretical analysis and experimental results show that EVMDDs can compactly represent both one-and twovariable elementary functions, and our function generators using EVMDDs can compactly realize such functions with the same architecture.
This paper is organized as follows: Section 2 introduces a fixed-point representation to convert a real-valued elementary function into an integer-valued function, and decision diagrams used in this paper. Section 3 considers representations of two-variable elementary functions using decision diagrams. It introduces an l-restricted Mp-monotone increasing function, and derives an upper bound on the number of nodes in an EVBDD for the function. Section 4 presents an architecture and a design method for function generators based on EVMDDs. And, Section 5 concludes the paper. Proofs of theorems are omitted because of the page limitation.
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Definition 1 Let B 0 1 , Z be the set of the integers, and R be the set of the real numbers. An n-input m-output logic function is a mapping: B n B m , an integer-valued function is B n Z, and a two-variable real function is R ¢ R R.
Definition 2
The binary fixed-point representation of a number is denoted by X x n int 1 x n int 2 x 1 x 0 x 1 x 2 x n f rac µ 2 , where x i ¾ 0 1 , n int is the number of bits for the integer part, and n f rac is the number of bits for the fractional part of X. This is the two's complement representation. In this paper, X denotes the set of binary variables in X. X Y f 00 00 0 00 01 1 00 10 2 00 11 3 01 00 1 01 01 1 01 10 2 01 11 3 10 00 2 10 01 2 10 10 3 10 11 4 11 00 3 11 01 3 11 10 4 11 11 4 specifies that n bits are used to represent the number; that is, n n int · n f rac. In this paper, an n-bit precision function f´X Y µ means that both of the input variables X and Y have n-bit precisions 1 .
By fixed-point representation, we can convert an nbit precision two-variable real function into a 2n-input moutput logic function. The logic function can be converted into an integer-valued function by considering binary vectors as integers. That is, we can convert an n-bit precision two-variable real function into an integer-valued function: B 2n P m , where P m 0 1 2 m 1 . In this paper, twovariable elementary functions are converted into integervalued functions by using fixed-point representation, unless stated otherwise. And, for simplicity, x 0 and y 0 denote the least significant bits in the fixed-point representations of X and Y , respectively. This subsection defines decision diagrams used in this paper. For more detail on definition and reduction rules of each decision diagram, see [6, 22, 31, 32] . 1 Although the precision for function values can be different from the precision of the inputs, in this paper, we assume that the number of fractional bits for function values is n. Thus, function values have (n int · n)-bit precision, where n int is the number of integer bits for function values. 
Example 1
Definition 8 For an n-bit precision number X, if X
Figure 2. Conversion of EVBDD nodes into an EVMDD node. [17, 18] . In the following, the heterogeneous MDD is simply denoted by the MDD. 
Definition 9 A multi-valued decision diagram (MDD) is a rooted DAG representing a multi-valued input integer function. The MDD is obtained by repeatedly applying the Shannon expansion to the multi-valued input integer function [11]. It consists of terminal nodes representing function values and non-terminal nodes representing multivalued variables. Each non-terminal node has multiple unweighted outgoing edges that correspond to the values of multi-valued variable. When an MDD represents a function for which multi-valued variables have different domains, it is a heterogeneous MDD
Definition 10 An edge-valued MDD (EVMDD) is an extension of an MDD, and represents a multi-valued input integer function. It consists of one terminal node representing 0 and non-terminal nodes with edges having integer weights, and 0-edges always have zero weights. As shown in Fig. 2, an EVMDD is obtained by merging non-terminal nodes in an EVBDD according to the partition of X.
Example 2 Fig. 3 (a), (b), (c), and (d) show the MTBDD, the BMD, the EVBDD, and the EVMDD for the 2-bit precision 2-D norm function in
where l is the largest integer satisfying 2 n l ´p·1µ 2 l 1 , and the variable order of the EVBDD is x n 1 x n 2 x 0 (from the root node to the terminal node).
Note that the upper bound for l-restricted Mp-monotone increasing functions shown in Theorem 1 is equal to the upper bound for totally Mp-monotone increasing functions shown in [19] . In Lemma 5, if the dynamic range of g´Xµ is large, then the EVBDD can be large. For example, the n-bit multiplier requires O(2 n ) nodes [31] . 
Lemma 1 Let f´Xµ be an extended l-restricted Mpmonotone increasing function. For any integer l ¼ satisfying 1 l ¼ l, f´Xµ is an extended l ¼ -restricted Mp-monotone increasing function.
Lemma 2 Let f´Xµ be an l-restricted Mp-monotone increasing function, and let g´Xµ be an extended l-restricted Mp-monotone increasing function which is obtained by adding constant values to l-bit precision sub-functions of f . Then, the EVBDDs for f´Xµ and g´Xµ have the same number of nodes.
Corollary 1 Let f´Xµ be an extended l-restricted
Example 4 As shown in
Variable orders of decision diagrams are produced by the sifting algorithm [21] . In the following, we will show that various two-variable elementary functions can be converted into extended lrestricted Mp-monotone increasing functions. Table 3 compares the numbers of nodes in MTBDDs, BMDs, and EVBDDs for 8-bit precision two-variable elementary functions. These functions are arbitrarily selected from books on multivariable calculus such as [1] . WaveRings in the table is defined by
In the column labeled with "Type of functions" of Table 3, Mp denotes an extended 8-restricted Mp-monotone increasing function, while Mp · denotes a linear transformation of an extended 8-restricted Mp-monotone increasing function. Two-variable elementary functions whose function values smoothly change on a given domain can be converted into extended l-restricted Mp-monotone increasing functions with small p. As shown in Theorem 1, such func- tions have small EVBDDs. In fact, the two-variable elementary functions in Table 3 are converted into 8-restricted M1 or M3-monotone increasing functions, and EVBDDs have many fewer nodes than MTBDDs and BMDs. Since non-terminal nodes of EVBDD have weighted 1-edges, a non-terminal node of EVBDD requires larger memory size than a non-terminal node of MTBDD and BMD. However, the increase due to the weighted edges is negligible, because EVBDDs have many fewer non-terminal nodes than MTBDDs and BMDs [19] .
As shown in [19] , by converting EVBDDs into EVMDDs, we can often reduce memory size and path length of decision diagrams. In the next section, we present the function generator taking advantage of EVMDDs.
Function Generators for Two-Variable Elementary Functions
This section presents an architecture and a design method for function generators based on EVMDDs and EVBDDs.
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In decision diagrams based on the Shannon expansion, function values can be obtained by traversing the decision diagrams from the root node to a terminal node [9, 10] . In EVBDDs and EVMDDs, function values can be obtained as the sum of the weights for traversed edges. Fig. 4 shows the function generator based on EVMDD. It consists of a memory to store an EVMDD, an address computation circuit to traverse an EVMDD, and an adder to compute sum of edge weights. Note that for readability of the figures, registers, circuits for initialization, and some signals are omitted from Fig. 4 .
In Fig. 4 (a) , the memory for EVMDD stores data for edges in an EVMDD. Data for an edge consist of a pointer to the next node, data for next variable of the next node, and an edge weight. From the memory, a pointer to the next node and data for next variable are read and fed to the address computation circuit. And, an edge weight is fed to the adder. The address computation circuit produces an address of the next edge, from an address of node and a value of the input variable. Fig. 4 (b) shows the address computation circuit. Data for next variable consist of shift data and mask data. A value of the corresponding input variable is retrieved by the left shifter and the AND gates. And, the value is added to the address of next node to generate the edge address. Table 4 shows memory data and initial values for the function generator produced from the EVMDD in Fig. 3 (d) Since in data for the address 8, the mask data 0 means arrival at the terminal node, adding the edge weight 0 to the previous sum of edge weights 3 yields the function value 3.
Example 6
(End of Example)
Since the circuit shown in Fig. 4 just traverses an EVMDD and computes sum of edge weights, it can evaluate both one-and two-variable functions with the same architecture.
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For given elementary function, its domain, and precision, we can systematically design the circuit in Fig. 4 . First, convert a given elementary function into an n-bit precision integer-valued function, next represent the integer-valued function using an EVMDD, and finally generate HDL code for the circuit in Fig. 4 from the EVMDD. Since our function generator directly realizes the function table, it is more accurate than the existing function generators using polynomial approximation [5, 14, 20, 25, 26] .
To generate memory data like Table 4 , we first assign an address to each edge in an EVMDD. For each non-terminal node, we assign addresses to edges in ascending order from 0-edge. Thus, addresses assigned to 0-edges correspond to addresses of non-terminal nodes. Next, we generate shift data and mask data of each edge. For an EVMDD for f´X u X u 1 X 1 µ, shift data and mask data of an edge are computed as follows:
shift data Memory size and delay time of our function generator depend largely on memory size and path length of EVMDD. Therefore, the memory minimization algorithm and the APL minimization algorithm for MDDs [17, 18] are useful to produce fast and compact function generators.
Conclusion and Comments
This paper has introduced a new class of integer-valued functions, called an l-restricted Mp-monotone increasing function. It has also derived an upper bound on the number of nodes in an EVBDD to represent the function. EVBDDs represent l-restricted Mp-monotone increasing functions or their linear transformations more compactly than MTBDDs and BMDs when p is small. This paper has also presented a design method for function generators based on EVMDDs. With EVMDDs, we can realize accurate, fast, and compact function generators for two-variable elementary functions. In FPGA implementations for two-variable elementary functions, we confirmed that EVMDD-based function generators require, on the average, only 37% of the delay time and 62% of the memory size needed for EVBDD-based function generators.
Our future works include deriving lower bounds on the number of nodes in decision diagrams, and designing faster and more compact function generators.
